module dds_core(
    input clk,
    input [31:0] step,
    output [9:0] rom_addr
);
reg [31:0] phase_acc;
always @(posedge clk) 
    phase_acc <= phase_acc + step;
assign rom_addr = phase_acc[31:22]; 
endmodule